<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>Articles on Circuit Quest</title>
    <link>https://circuit.quest/articles/</link>
    <description>Recent content in Articles on Circuit Quest</description>
    <generator>Hugo</generator>
    <language>en-us</language>
    <lastBuildDate>Sun, 30 Aug 2026 00:00:00 +0000</lastBuildDate>
    <atom:link href="https://circuit.quest/articles/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>Types of Computer Memory Explained: One Map for DDR, VRAM, HBM, Cache, EEPROM, and More</title>
      <link>https://circuit.quest/articles/types-of-computer-memory-explained/</link>
      <pubDate>Sun, 30 Aug 2026 00:00:00 +0000</pubDate>
      <guid>https://circuit.quest/articles/types-of-computer-memory-explained/</guid>
      <description>&lt;p&gt;If you’ve ever tried to buy a new laptop, build a PC, or even read about the latest AI chips in the news, you’ve probably run into a complete alphabet soup. One ad boasts &lt;strong&gt;DDR5&lt;/strong&gt; and an &lt;strong&gt;NVMe SSD&lt;/strong&gt;, a graphics card review goes on about &lt;strong&gt;GDDR7 VRAM&lt;/strong&gt;, and an AI chip uses &lt;strong&gt;HBM4&lt;/strong&gt;. To make it worse, if you play with Arduinos like I do, you get hit with &lt;strong&gt;Flash&lt;/strong&gt;, &lt;strong&gt;SRAM&lt;/strong&gt;, and &lt;strong&gt;EEPROM&lt;/strong&gt; on a single board.&lt;/p&gt;</description>
    </item>
    <item>
      <title>What Is an Antenna Diode and Why Do We Need It?</title>
      <link>https://circuit.quest/articles/antenna-diode/</link>
      <pubDate>Sun, 05 Apr 2026 00:00:00 +0530</pubDate>
      <guid>https://circuit.quest/articles/antenna-diode/</guid>
      <description>An antenna diode is a protection diode placed in a digital IC to guard transistor gates against damage during the chip fabrication process. It has nothing to do with radio antennas. The name comes from the &amp;lsquo;antenna effect&amp;rsquo;, a phenomenon that occurs during plasma etching. Formally, this failure mode is called Plasma Induced Gate Oxide Damage.</description>
    </item>
    <item>
      <title>Getting Started with Icarus Verilog and GTKWave</title>
      <link>https://circuit.quest/articles/tools/icarus-verilog-gtkwave-tutorial/</link>
      <pubDate>Sun, 12 Oct 2025 17:49:24 +0530</pubDate>
      <guid>https://circuit.quest/articles/tools/icarus-verilog-gtkwave-tutorial/</guid>
      <description>&lt;p&gt;&lt;a href=&#34;https://steveicarus.github.io/iverilog/&#34;&gt;Icarus Verilog&lt;/a&gt; is one of the most popular open-source Verilog simulators, widely used for learning digital design and verifying HDL code. Combined with GTKWave, a waveform viewer, it provides a complete simulation environment. In this tutorial, we&amp;rsquo;ll install both tools and create a simple multiplexer design to demonstrate the workflow.&lt;/p&gt;</description>
    </item>
    <item>
      <title>Getting Started with SystemVerilog using Verilator and Surfer</title>
      <link>https://circuit.quest/articles/tools/systemverilog-verilator-surfer-tutorial/</link>
      <pubDate>Sun, 12 Oct 2025 16:12:51 +0530</pubDate>
      <guid>https://circuit.quest/articles/tools/systemverilog-verilator-surfer-tutorial/</guid>
      <description>&lt;p&gt;SystemVerilog is a powerful hardware description and verification language used in modern digital design. In this tutorial, we&amp;rsquo;ll walk through setting up a complete simulation environment using Verilator (a fast, open-source simulator) and Surfer (a modern waveform viewer), then create and simulate a simple multiplexer design.&lt;/p&gt;</description>
    </item>
    <item>
      <title>Setting Up OpenLane using Ubuntu and Docker</title>
      <link>https://circuit.quest/articles/tools/ubuntu-docker-openlane-setup/</link>
      <pubDate>Sat, 04 Oct 2025 12:16:43 +0530</pubDate>
      <guid>https://circuit.quest/articles/tools/ubuntu-docker-openlane-setup/</guid>
      <description>&lt;p&gt;OpenLane is an automated RTL to GDSII flow based on several open-source tools, enabling complete physical chip design. It uses &lt;a href=&#34;https://openroad.readthedocs.io/en/latest/&#34;&gt;OpenROAD&lt;/a&gt;, &lt;a href=&#34;https://github.com/YosysHQ/yosys&#34;&gt;Yosys&lt;/a&gt;, Magic, Netgen, CVC, SPEF-Extractor, KLayout along with other scripts and flows for to take a design from RTL to GDSII. This guide walks through setting up OpenLane using Ubuntu 25.04 and Docker.&lt;/p&gt;</description>
    </item>
  </channel>
</rss>
